

# *Design, Fabrication and Measurement of LDNMOS-SCR Devices with Appropriate ESD Protection Window for 18V HV CDMOS Process*

*Yang Wang<sup>1,3</sup>, Xuebing Su<sup>1,3\*</sup>, Xiangliang Jin<sup>2,3</sup>, Hongjiao Yang<sup>1,3</sup>, Zijie Zhou<sup>1,3</sup>*

<sup>1</sup>*School of Physics and Optoelectronics, Xiangtan University, Xiangtan, Hunan, China;*

<sup>2</sup>*School of Physics and Electronics, Hunan Normal University, Changsha, Hunan, China;*

<sup>3</sup>*Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on A Chip, Xiangtan, Hunan, China*

**Abstract:** Lateral Double Diffused MOSFET (LDMOS) embedded Silicon Controlled Rectifier (SCR) is a normal way to improve the Electro-Static Discharge (ESD) robustness for smart power technologies, but it doesn't always have the proper ESD window for a given application. In this paper, LDNMOS-SCR of four variants structures have been investigated based on a high-voltage (HV) 0.5 $\mu$ m 18V HV CDMOS process with 2D device simulation and silicon verification. Transmission Line Pulse (TLP) testing results demonstrated that those devices successfully elevate the second breakdown current  $I_{L2}$  from original 1.146A to above 3A; source isolated device has a lower trigger voltage  $V_{t1}$  (45.79V) than source non-isolated devices; the holding voltage  $V_h$  of the four devices is related to their structure, and their holding current  $I_h$  are all above 800mA, which is big enough to ensure the latch-up immunity under ESD stresses in HV applications. The device with its source isolated from PSUB is the suitable ESD protection device for HV 18V CDMOS technology owing to its strong ESD robustness, low  $V_{t1}$ , small on-resistance  $R_{on}$  and sufficiently big  $I_h$ .

**Keywords:** ESD window; LDMOS embedded SCR; TCAD device simulation; TLP

## *Načrtovanje, izdelava in merjenje naprav LDNMOS-SCR z ustreznim zaščitnim oknom ESD za 18V HV proces CDMOSI*

**Izveček:** Vgrajeni silicijev usmernik z dvojno lateralno difundiranim MOSFET (LDMOS) je običajen način za izboljšanje odpornosti proti elektrostatičnim razelektritvam (ESD) pri pametnih energetskih tehnologijah, vendar nima vedno ustreznega okna ESD za določeno aplikacijo. V tem članku so bile raziskane štiri različice struktur LDNMOS-SCR na osnovi visokonapetostnega (HV) 0,5 $\mu$ m 18V HV CDMOS procesa z 2D simulacijo naprave. Rezultati testiranja TLP (Transmission Line Pulse) so pokazali, da te naprave uspešno povečajo drugi prebojni tok  $I_{L2}$  s prvotnih 1,146A na več kot 3A; izvorno izolirana naprava ima nižjo prožilno napetost  $V_{t1}$  (45,79V) kot izvorno neizolirane naprave; držalna napetost  $V_h$  vseh štirih naprav je povezana z njihovo strukturo, njihov držalni tok  $I_h$  pa je nad 800 mA, kar je dovolj veliko za zagotovitev odpornosti na zaklepanje pri obremenitvah ESD v HV aplikacijah. Naprava z izvorom, izoliranim od PSUB, je primerna naprava za zaščito pred ESD za HV 18V tehnologijo CDMOS zaradi svoje močne odpornosti proti ESD, nizke  $V_{t1}$ , majhne upornosti  $R_{on}$  in dovolj velikega  $I_h$ .

**Ključne besede:** Okno ESD; vgrajeni SCR LDMOS; simulacija naprave TCAD; TLP

\* Corresponding Author's e-mail: wangyang@xtu.edu.cn

How to cite:

Y. Wang et al., "Design, Fabrication and Measurement of LDNMOS-SCR Devices with Appropriate ESD Protection Window for 18V HV CDMOS Process", Inf. Midem-J. Microelectron. Electron. Compon. Mater., Vol. 52, No. 2(2022), pp. 83–88

## 1 Introduction

LDMOS power transistors have been commonly used as output driver and ESD protection device simultaneously in the smart power technologies [1-3]. However, the HV LDMOS doesn't have high ESD robustness after entering its snapback breakdown region. Such device exhibits random and unconstrained failures during the snapback breakdown before reaching its intrinsic limitation [4-7]. LDMOS embedded SCR is a normal way to improve the ESD robustness in high voltage technology. Several works have been done to kinds of LDMOS-SCR for smart power application. Wang discussed ESD characteristics about LDMOS-SCR device including its working mechanism, latchup immunity simulation, and response time analyses, etc [8]. Chang proposed the impact of technology layers and layout parameters on the LDMOS-SCR devices robustness [9]. Ker put forward a modified LDMOS-SCR achieving high holding voltage with the aid of RC detection circuit [10]. Lee found that a P+ strip inserted into drain region can improve the ESD failure threshold of embedded SCR LDMOS device [11]. Some other novel structures and their performance were studied for different application purposes in [12-16].


The purpose of this paper is to design a robust ESD protection device with an appropriate ESD window for 18V HV CDMOS technology with respect to traditional gate-grounded LDNMOS (GG-LDNMOS). Four types LDNMOS-SCR are considered in this paper, and the testing devices are fabricated in a 0.5 $\mu\text{m}$  18V HV CDMOS technology. Their ESD characteristics are evaluated by two dimensional (2D) device simulation and transmission line pulse (TLP) measurement.

## 2 LDNMOS-SCR Devices and working mechanism

The cross-sectional view of conventional GG-LDNMOS is shown in Figure 1. Four types LDNMOS embedded SCR are designed based on the LDNMOS. As shown in Figure 2(a) is the structure for type I device, a P+ diffusion in conjunction with N+ diffusion is added in the deep N well (NWD) to serve as anode of the embedded SCR. The N+ region used as original drain electrode of LDNMOS shrinks its lateral dimension and is let alone with no voltage applying to it. Thus, there will be two discharge ways in the modified structure. One path for ESD current discharging is LDNMOS, it should pass through the NWD resistor named  $R_{\text{drain}}$  between the floating drain and anode. The other way is through the embedded SCR, the way is composed by P+ diffusion in the anode region, NWD, PW, N+ diffusion in the

cathode region. Whatever discharge routing it goes, the avalanche breakdown junction is still at the NWD/PW junction. The equivalent circuit of Type I is shown in Figure 3. The embedded SCR is composed of a vertical p-n-p BJT and a lateral n-p-n BJT to form a 2-terminal/4 layer PNPN (P+/NWD/PW/N+) structure.

The main difference of the other three LDNMOS-SCR devices from Type I device in Figure 2 is that the source of LDNMOS is not isolated from PSUB by NWD. Hence, the avalanche breakdown of those devices could occur either at the NWD/PSUB junction or at the NWD/PW junction. Among those three types non-isolated LDNMOS-SCR, Type III and Type IV have an additional NW surrounded P+&N+ or P+ only at the anode, which will influence their holding voltage ( $V_h$ ). The equivalent circuit for device Type II, Type III and Type IV is drawn in their cross-sectional view. Although the different anode structures result in the different resistance between the b-e junctions of vertical PNP transistor, the working mechanism of all the LDNMOS-SCR devices is identical.




**Figure 1:** Cross-sectional views of conventional GG-LDNMOS device.


## 3 TLP testing result and discussions

The above four devices are fabricated as one-finger device with device width of 50 $\mu\text{m}$ . The ESD characteristics measurement is performed on the Thermo Celestron I transmission line pulse (TLP) system. It applied a current pulse to the device with a rise time of 10ns, a pulse width of 100ns, and the current stress level increasing continuously until the device failed. The leakage current is measured after each TLP zapping with 19.8V DC voltage on their anode. Once the leakage current is above  $\sim 1\mu\text{A}$ , it is considered that the device under test is failure. The TLP IV curves for LDNMOS with embedded SCR are shown in Figure 4, and corresponding TLP data is summarized in Table 1. TLP measurement data of one-finger traditional GG-LDNMOS with the same device width is also listed in this table for comparison.

It is apparent in Figure 4 that the source isolated LDNMOS-SCR (Type I) has a lower trigger voltage, which




**Figure 2:** Cross-sectional views of four kind LDNMOS-SCR devices. (a) Type I; (b) type II; (c) type III; (d) type IV.



**Figure 3:** Equivalent circuit of Type I LDNMOS with embedded SCR.

can be triggered into its snapback region earlier. The holding voltages are below 18V, however, they have a relatively high holding current above 800 mA, which ensures the latch-up immunity under ESD stresses in

HV applications. Their leakage current is remained at 7~9nA before hard failure, hence, they don't bring considerable impact on the protected core circuit in normal condition.



**Figure 4:** TLP I-V plots for four types LDNMOS embedded SCR with the same device width of 50 µm.


### 3.1 Trigger characteristics

The trigger voltage of Type I LDNMOS-SCR with its source isolated from PSUB is 45.79V, which is much smaller than that of other three source non-isolated LDNMOS-SCR devices. The different NWD location should take responsibility for the different  $V_{tt}$ . A two dimensional (2D) device simulation is performed on a TCAD platform to discover the root cause. Type II is a typical source non-isolated LDNMOS-SCR, whose source is not enveloped by NWD, thus, only Type I and Type II devices are simulated with a 10V voltage applied on their anode electrode. The simulated junction, depletion layer and electric field distribution for those two devices are demonstrated in Figure 5. The red heavy line in the 2D device structure is the edge of depletion layer, the thickness of depletion layer across NWD/PW junction under the poly silicon of Type I is 1.6µm, which is narrower than that of Type II (2.7µm). As the voltage applied on anode is the same, the device with narrower depletion layer will have a stronger electric field. This is proved in Figure 5 that the electric field equal strength line of Type I is denser than that of Type II at this location. Hence, Type I inclines to breakdown more easily than Type II, and a bigger avalanche breakdown voltage is needed for Type II to switch on. Therefore, Type II owns a  $V_{tt}$  of 68.78V, which is larger than Type I source isolated LDNMOS-SCR.

**Table 1:** TLP measured data for conventional GG-LD-NMOS and four kind LDNMOS-SCR devices with the same finger width of 50 micrometers.

Device Name	$V_{ti}$ (V)	$V_h$ (V)	$I_{h1}$ (A)	$I_{h2}$ (A)	Efficiency (mA/ $\mu\text{m}^2$ )	Spacing ( $\mu\text{m}$ )
GG-LDNMOS	46.909	8.161	0.907	1.146	0.459	/
Type I	45.794	4.825	0.864	3.169	1.884	8.5
Type II	68.780	7.029	1.332	3.292	2.480	10.0
Type III	69.450	8.368	1.311	3.167	1.735	13.5
Type IV	69.554	7.082	1.379	3.399	2.086	13.5

The DC breakdown voltage (BVD) of the LDNMOS device in the core circuit is 43.5V in our CDMOS technology, and Type I LDNMOS-SCR has the lowest  $V_{ti}$  among the four investigated devices, which is only several volts bigger than BVD. And its  $V_{ti}$  is closest to the trigger voltage of conventional GG-LDNMOS used for ESD protection at I/O pad. Thus, Type I will be the optimal choice in view of transient  $V_{ti}$  measured by TLP.



**Figure 5:** Junction location, depletion layer and electric field (V/cm) distribution in (a) Type I source isolated LDNMOS-SCR and (b) Type II source non-isolated LDNMOS-SCR by DC simulation with anode electrode voltage of 10V.

### 3.2 Holding characteristics

The  $V_h$  of four types LDNMOS-SCR are 4.83V, 7.03V, 8.37V and 7.08V, respectively. The holding voltage difference is result from the anode structure. Formula of  $V_h$  can be derived from SCR equivalent schematic in Figure 3,

$$\begin{aligned}
 V_h &\approx V_{ec-NPN} + (V_{be-NPN} / R_{PW} + I_{be-NPN}) \times R_{s1} + V_{be-NPN} \\
 &= V_{ec-NPN} + V_{be-NPN} (1 + R_{s1} / R_{PW}) + I_{be-NPN} \times R_{s1} \quad (1) \\
 &= V_{ce-NPN} + V_{be-NPN} (1 + R_{s2} / R_{NWD}) + I_{be-NPN} \times R_{s2}
 \end{aligned}$$

The spacing between anode P+ and cathode N+ called SCR length of Type I, Type II, Type III, Type IV are 8.5 $\mu\text{m}$ , 10 $\mu\text{m}$ , 13.5 $\mu\text{m}$  and 13.5 $\mu\text{m}$ , respectively. The wider the spacing is, the bigger the parasitic resistance  $R_{s1}$  and  $R_{s2}$  are. And it can be concluded from (e.g. Eq. (1)) that device with bigger  $R_{s1}$  and  $R_{s2}$  will obtain a larger  $V_h$ . Thus, the holding voltage relationship of Type I, Type II, Type III is  $V_{h-Type I} < V_{h-Type II} < V_{h-Type III}$ . However, there is an exception that Type III and Type IV have the same anode to cathode space, but  $V_h$  of Type IV is smaller than that of Type III. This is because the P+ & N+ diffusion regions at the anode of the Type III device are surrounded by NW, so the  $R_{NWD}$  in (e.g. Eq. (1)) is replaced by  $R_{NWR}$ . While the Type IV device is partly replaced by  $R_{NWR}$  as only the P+ diffusion area is surrounded by the NW. For the doping concentration of NW is higher than NWD, therefore, the  $R_{NWD}$  term in (e.g. Eq. (1)) of Type IV device is larger than Type III, so Type IV has a smaller  $V_h$  than Type III. It is noted that  $V_h$  of all those LDNMOS-SCR devices are below 18V circuit operation voltage, however, the holding current ( $I_h$ ) of them is all above 800mA, which is big enough for those devices to immune from latch-up at normal operation in HV applications [17-18].


### 3.3 ESD robustness and turn-on resistance characteristics

Table 1 shows that the second breakdown current  $I_{h2}$  of four devices are all above 3A, which is much higher than that of the traditional GG-LDNMOS of 1.146A. Thus, the ESD robustness of LDNMOS is indeed increased by adding a SCR path in it. Among those devices, Type IV has the highest second breakdown current of 3.399A, but for its bigger SCR length (13.5 $\mu\text{m}$ ), it occupies larger chip area. The device has the biggest current discharge efficiency is Type II, its current discharge per unit area is 2.48mA/ $\mu\text{m}^2$ , thus, it is an optional device when chip area minimization is taken into consideration.

The on-resistance ( $R_{on}$ ) of devices is indicated by the slope of their I-V curves after snapback. The  $R_{on}$  versus TLP current after snapback and before second breakdown is derived from TLP testing data of those devices and shown in Figure 6. The turn-on resistances differ



from each other for different device structures, Type II & Type IV have the relatively low  $R_{on}$ , Type I has the minimum turn-on resistance, which means ESD current is more easily to discharge through it. It is also noted that the device that has a larger holding voltage owns a bigger  $R_{on}$ . And it has a trend that  $R_{on}$  decreases a little at first, and then increasing apparently as the TLP current growing around  $\sim 2.5$ A. This is because that a bigger current results in a higher lattice temperature, and the carrier mobility will index decrease as the lattice temperature increasing [19]. Thus,  $R_{on}$  increases dramatically until the second breakdown occurs.



**Figure 6:** Turn-on resistance  $R_{on}$  of four types LDN-MOS-SCR in their snapback region.

## 4 Conclusions

Four types LDNMOS-SCR ESD protection device have been fabricated in a  $0.5\mu\text{m}$  18V HV CDMOS process and measured by TLP to examine their ESD windows. The key parameters obtained in TLP I-V curves are compared and discussed.

1) The Type I source isolated device has a lower  $V_{th}$  due to the thinner depletion layer than the non-isolated LDNMOS-SCR. The  $V_h$  of the four devices is determined by the anode to cathode SCR spacing and anode structure, and their  $I_h$  is big enough to immune from latch-up issue. Further, the second breakdown current  $I_{b2}$  of those four devices is much higher than that of traditional GG-LDNMOS, which improve the ESD robustness greatly.

2) From the analysis in section 3, it leads us to conclude that Type I is the appropriate device used for HV 18V ESD protection owing to its low  $V_{th}$  and small  $R_{on}$ . Type II will be prior to other two non-isolated LDNMOS-SCR for its high discharge efficiency and relatively low resistance, it can be used to protect circuits with even higher operation voltage.

## 5 Acknowledgments

This work is supported by National Natural Science Foundation of China (Grant No. 61774129, 61827812), by Excellent youth funding of Hunan Provincial Education Department (Grant No. 19B557), by Technology Program of Changsha (Grant No. kh2201084) and by Degree & Postgraduate Education Reform Project of Hunan Province (QL20210141).

## 6 Conflict of interest

We declare that we do not have any commercial or associative interest that represents a conflict of interest inconconnection with the work submitted.

## 7 References

1. R. K. Williams, M. N. Darwish, R. A. Blanchard, R. Siemieniec, P. Rutter and Y. Kawaguchi, "The Trench Power MOSFET—Part II: Application Specific VDMOS, LDMOS, Packaging, and Reliability," *IEEE Transactions on Electron Devices*, vol. 64, no. 3, pp. 692-712, March 2017, <https://doi.org/10.1109/TED.2017.2655149>.
2. J. S. Meiguni et al., "Transient Analysis of ESD Protection Circuits for High-Speed ICs," *IEEE Transactions on Electromagnetic Compatibility*, vol. 63, no. 5, pp. 1312-1321, Oct. 2021, <https://doi.org/10.1109/TEMC.2021.3071644>.
3. Y. J. Chen, S. L. Chen and M. H. Lee et al., "ESD-reliability influence on LV/HV MOSFET devices by different zapping-voltage steps in the transmission-line pulse testing," in 2017 International Conference on Applied System Innovation (ICASI), 2017, pp. 1407-1410, <https://doi.org/10.1109/ICASI.2017.7988171>.
4. C. Dai and M. Ker, "Investigation of Unexpected Latchup Path Between HV-LDMOS and LV-CMOS in a  $0.25\text{-}\mu\text{m}$  60-V/5-V BCD Technology. *Electron Devices*," *IEEE Transactions on Electron Devices*, vol. 64, no. 8, pp. 3519-3523, Aug. 2017, <https://doi.org/10.1109/TED.2017.2717970>.
5. Liang, H. , Si, X. , and Cao, H. , et al., "Investigation on LDMOS-SCR with high holding current for high voltage ESD protection," *Microelectronics Reliability*, vol. 61, no.JUN., pp. 120-124, Jun.2016, <https://doi.org/10.1016/j.microrel.2016.01.016>.
6. N. K. Kranthi, B. S. Kumar, A. Salman, G. Boselli and M. Shrivastava, "Performance and Reliability Co-design of LDMOS-SCR for Self-Protected High Voltage Applications On-Chip," in 2019 31st International Symposium on Power Semiconductor

- Devices and ICs (ISPSD), 2019, pp. 407-410, <https://doi.org/10.1109/ISPSD.2019.8757641>.
7. Wang, Y., Jin, X. L., Zhou A. C., "Novel LDNMOS embedded SCR with strong ESD robustness based on 0.5  $\mu\text{m}$  18 V CDMOS technology," J. Cent. South Univ. vol. 22, pp. 552-559, 2015, <https://doi.org/10.1007/s11771-015-2555-1>
  8. Liu, Z. , Song, W. Q. , and Du, F. , et al., "Improved LDMOS-SCR for high-voltage electrostatic discharge (ESD) protection applications," Electronics Letters, Vol. 56, No. 13, pp. 680-682, Jun.2020, <https://doi.org/10.1049/el.2020.0748>.
  9. W. Chang and M. Ker, "The Impact of Drift Implant and Layout Parameters on ESD Robustness for On-Chip ESD Protection Devices in 40-V CMOS Technology," IEEE Transactions on Device and Materials Reliability, vol. 7, no. 2, pp. 324-332, June 2007, <https://doi.org/10.1109/TDMR.2007.901185>.
  10. M. Ker, C. Hsu and W. Chen, "ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup," in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 989-992, <https://doi.org/10.1109/ISCAS.2010.5537378>.
  11. Jian-Hsing Lee et al., "Novel ESD protection structure with embedded SCR LDMOS for smart power technology," in 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320), 2002, pp. 156-161, <https://doi.org/10.1109/RELPHY.2002.996629>.
  12. D. Jing and C. Xingbi, "A novel SCR-LDMOS for high voltage ESD protection," 2015 IEEE 11th International Conference on ASIC (ASICON), 2015, pp. 1-4, <https://doi.org/10.1109/ASICON.2015.7517155>.
  13. Liang, Hailian , et al, "A modified LDMOS device with improved ESD protection performance," IEEJ Transactions on Electrical & Electronic Engineering, vol. 9, no. 6, pp. 700-702, Sep. 2014, <https://doi.org/10.1002/tee.22030>.
  14. Liang, H. , Cao, H. , et al, "Design and optimization of LDMOS-SCR devices with improved ESD protection performance," Microelectronics and reliability, vol. 61, pp. 115-117, Jun.2016, <https://doi.org/10.1016/j.microrel.2016.02.001>.
  15. Chen, Z. , Lu, W. , Wu, M. , et al, "A compact LDMOS DDSCR for HV ESD protections with high robustness and reliability," Solid-State Electronics, vol. 161, pp. 107640, Nov. 2016, <https://doi.org/10.1016/j.sse.2019.107640>.
  16. Liu, Z. , Song, Hou, F. , et al, "Improved LDMOS-SCR for high-voltage electro-static discharge (ESD) protection applications," Electronics Letters, vol. 56, no. 13, pp. 680-682, Jun. 2020, <https://doi.org/10.1049/el.2020.0748>.
  17. Xiao, J. , Qiao, M. , Zhao, Q. l. , Liang, L. , et al, "A High Holding Current SCR (HHI-SCR) for High Voltage ESD Protection," Electronics & Packaging, vol. 19, no. 5, pp. 45-47, May. 2019, <https://doi.org/10.16257/j.cnki.1681-1070.2019.0057>.
  18. Shen, H. Y. , Dong, S. R. , Ze-Kun, X. U. , et al, "Improved LDMOS for ESD Protection of High Voltage BCD Process," in 2019 IEEE 26th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) IEEE, 2019, <https://doi.org/10.1109/IPFA47161.2019.8984830>
  19. Wang, T. , Huang, L. , Pan, J. , et al, "Analysis of ESD Protection Characteristics and Optimization for LDMOS Devices," Electronics & Packaging, vol. 17, no. 8, pp.41-43, <https://doi.org/10.16257/j.cnki.16811070.2017.0102>.



Copyright © 2022 by the Authors. This is an open access article distributed under the Creative Commons Attribution (CC BY) License (<https://creativecommons.org/licenses/by/4.0/>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Arrived: 22. 04. 2022

Accepted: 14. 05. 2022