Low Power Area Optimum Configurable 160 to 2560 Subcarriers Orthogonal Frequency Division Multiplexing Modulator-Demodulator Architecture based on Systolic Array and Distributive Arithmetic Look Up Table

Girish N


In this work, reconfigurable and reusable DTCWT OFDM modulator-demodulator based on Optimum Systolic Array (OSA) and Modified Distributive Arithmetic (MDA) algorithm is designed for low power underwater MODEM applications. The DTCWT-IDTCWT filters are designed considering integer 10-tap Q shift filter coefficients that are quantized and rounded off to achieve symmetry among filter coefficients. Multi stage DTCWT structure is used to perform 2560 subcarrier modulation and demodulation using MDA and OSA modules. The OSA structure is designed with optimum placement of Processing Elements (PE) and the MDA structure is designed to compute two filter outputs per module with Look up Table (LUT) of depth 8. The 2560 modulation is carried out using folded pipelined structure that comprises of two fold and four fold configurable modules. The reusable pipelined folded OFDM modulator-demodulator is implemented on Virtex-5 FPGA and operates at a maximum frequency of 248 MHz occupying less than 15% of LUT resources and consumes less than 1.33 W power.


Dual tree wavelets, optimum systolic array design, FPGA design, underwater MODEM, low power architecture.

Full Text:



Goalic, J. Trubuil, N. Beuzelin, “Channel coding for underwater acoustic communication system,” IEEE Oceans 2006, September 18-21, Boston, Ma, USA, 2006.


Po-Cheng Wu, Liang-Gee Chen, “An efficient architecture for two-dimensional discrete wavelet transform,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 11, No. 4, pp. 536–545,2001.


Wim Sweldens,” The lifting scheme: A custom-design construction of biorthogonal wavelets,” Applied and Computational Harmonics Analysis, Vol. 3, No. 2, pp. 186-200,1996.


A.S. Lewis, G. Knowles,” VLSI architecture for 2-D daubechies wavelet transform without multipliers,” Electronics Letters, Vol. 27, No. 2, pp. 171–173, 1991.


C. Chakrabarti, M. Vishwanath,” Efficient realizations of the discrete and continuous wavelet transform: from single chip implementations to mapping on SIMD array computers,” IEEE Transactions on Signal Processing, Vol. 43, No. 3, pp.759–771, 1995.


Veena M B, M N Shanmuka Swamy, “Performance analysis of DWT based OFDM over FFT based OFDM and implementing on FPGA,” International Journal of VLSI design and Communication Systems (VLSICS), Vol.2, No.3, September, 2011.


Grzeszczak, M. K. Mandal, S. Panchanathan,” VLSI implementation of discrete wavelet transform,” IEEE Transactions on VLSI Systems, Vol.4, No.4, 1996. https://doi.org/10.1109/92.544407

Chao Cheng, Keshab K. Parhi,” High Speed VLSI Implementation of 2-D Discrete Wavelet Transform,” IEEE Transactions on Signal Processing, Vol. 56, No.1, pp. 393-403, 2008.


S. Masud, J. V. McCanny,” Reusable Silicon IP Cores for Discrete Wavelet Transform Applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 51, No. 6, pp. 1114-1124, 2004.


Chengjun Zhang, ChunyanWangand, M. Omair Ahmad,” A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 59, No. 8, 2012.


XinTian, Lin Wu, Yi-Hua Tan, Jin-Wen Tian,” Efficient Multi-input/Multi-output VLSI architecture for 2-D lifting-based discrete wavelet transform,” IEEE Transaction on Computers, Vol. 60, No. 8, pp. 1207–1211, 2011.


Yeong-Kang Lai, Lien Fei Chen, Yui-Chih Shih,” A high-performance and memory efficient VLSI architecture with parallel scanning method for 2-D lifting based discrete wavelet transform,” IEEE Transaction Consumer Electronics, Vol. 55, No. 2, pp. 400-407, 2009


Chih-Chi Cheng, Chao-Tsung Huang, Ching.-Yeh Chen, Chung-JrLian, Liang-Gee Chen,” On-chip memory optimization scheme for VLSI implementation of line-based two-dimensional discrete wavelet transform,” IEEE Transaction on circuits and System for Video Technology, Vol. 17, No. 7, pp. 814-822, 2007.


S. S. Divakara, Sudarshan Patilkulkarni, Cyril Prasanna Raj,” High Speed Area Optimized Hybrid DA Architecture for 2D-DTCWT,” International Journal of Image and Graphics, Vol. 18, No. 01, pp. 1850004, 2018.


S. S. Divakara, Sudarshan Patilkulkarni, Cyril Prasanna Raj,” High Speed Modular Systolic array based DTCWT with Parallel Processing Architecture for 2D Image Transformation on FPGA,” International Journal of Wavelets, Multiresolution and Information Processing, Vol. 15, No. 05, 1750047, 2017.


Venkateshappa G, Cyril Prasanna Raj P,” Design of DTCWT-DWT Image Compressor- Decompressor with commanding Algorithm”, Advances in Image and Video Processing, Vol.5, No. 01, 2017.


Poornima B, Sumathi A, Cyril Prasanna Raj, “Memory efficient high speed systolic array architecture design with multiplexed distributive arithmetic for 2D DTCWT computation on FPGA,” journal of microelectronics, electronic components and materials, vol. 49, no. 3, 2019


H. T. Kung, Charles E. Leiserson,” Algorithms for VLSI processor arrays,” Introduction to VLSI Systems, pp. 271-292, 1980.


M. Y. Chern, T. Murata,” Efficient matrix multiplications on a concurrent data-loading array processor,” IEEE ICPP, pp. 90-94, 1983.


. Iwona Kochańska, Jan H. Schmidt, Jacek Marszal , “Shallow Water Experiment of OFDM Underwater Acoustic Communications,” Archives of Acoustics, Vol. 45, No. 1, pp. 11–18, 2020.

DOI: 10.24425/aoa.2019.129737

DOI: https://doi.org/10.33180/InfMIDEM2021.204


  • There are currently no refbacks.

Copyright (c) 2021 Girish N

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.