David Neels Ponkumar Devadhas


Network on Chip (NoC) is an advanced integration design for communication networks and used as modules in System on Chip (SoC) designs. It provides the solution to the problem of traditional bus based SoC. A router is a key component which is considered as backbone of communication in NoC .The objective is to design a priority based reconfigurable router. Initially a 4x4 VLSI router is designed and synthesised, then the channels inside the router are modified to achieve reconfiguration in order to improve the efficiency of the router. In 4x4 Reconfigurable Router the slots are well utilized but prioritization was not considered. Since routers are associatedwith switches to take data transfer decisions and results in high power consumption. In order to overcome this problem, new priority based reconfigurable router is designed. The design entry for router is done using Verilog HDL, The design is synthesized and simulated using Xilinx ISE Design Suite 14.3 & ModelSim -Altera 6.5b software respectively and the corresponding results in terms of power and delay are analysed.


Delay; NoC; On Chip Power; Priority; Reconfigurable Router

Full Text:



A.Hemani, A.Jantsch, S.Kumar, A.Postula, J.Oberg, M.Milberg and D.Lindqvist, (2000), “Network on chip: Architecture for billion transistor era”. In Proceeding of the IEEE Nor chip conference.

Ogras, U. Y., Marculescu, R., Gyu Lee, H., Choudhary, P., Marculescu, D., Kaufman, M., & Nelson, P. (2007). “Challenges and Promising Results in NoC Prototyping Using FPGAs”. IEEE Micro, 27(5), 86–95.

Oveis-Gharan, M., & Khan, G. N. (2018). “Flexible Reconfigurable On-chip Networks for Multi-core SoCs”. Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies - HEART 2018.

Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Oberg, J., Hemani, A. (n.d.).(2002), “A network on chip architecture and design methodology”, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

Concatto, C., Matos, D., Carro, L., Kastensmidt, F., Susin, A., &Kreutz, M. (2009), “ NoC Power Optimization Using a Reconfigurable Router”. IEEE Computer Society Annual Symposium on VLSI.

Pau, R., & Manjikian, N. (2008),“High-level specification and logic implementation of single-chip multiprocessor systems based on a configurable router”.Canadian Conference on Electrical and Computer Engineering.

Ben-Itzhak, Y., Cidon, I., Kolodny, A., Shabun, M., &Shmuel, N. (2015), “Heterogeneous NoC Router Architecture” . IEEE Transactions on Parallel and Distributed Systems, 26(9), 2479–2492.

DeboreMatos,CarolineConcatto, Luigi carro, Fernanda Kastensmidt and MaccioKreutz,(2015), “ Highly efficient Reconfigurable Routers in Network-on-Chip”.IEEE Transaction on Very Large Scale Integration (VLSI) Systems

Deepak S, Divyaprabha, M Z Kurian (2015), “Design and Verification Of Network-On-Chip Router Architecture”. International Journal of Advanced Computational Engineering and Networking, ISSN: 2320-2106, Volume-3, Issue9.

Amit Bhanwala, Mayank Kumar and Yogendera Kumar( 2015), “FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)”.International Conference on Computing, Communication and Automation2015, IEEE 1320.

Nirmaladevi, K., & Sundararajan, J. (2017). Low power NoC architecture based dynamic reconfigurable system. Cluster Computing.

Mostafa S. Sayeda,∗ , Ahmed Shalabya , Mohamed El-Sayeda , Victor Goulart,(2012), “Flexible router architecture for network-on-chip”. Computers and Mathematics with Applications 64 1301–1310 at SciVerse Science Direct

Zhang, Z., Greiner, A., & Taktak, S. (2008). “A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip”. Proceedings of the 45th Annual Conference on Design Automation - DAC ’08.

Nguyen, H. K., & Tran, X.-T. (2018), “A novel priority-driven arbiter for the router in reconfigurable Network-on-Chips”. International Conference on IC Design & Technology (ICICDT).

Meenu Anna George, Aravindhan and Lakshminarayanan(2017),“Design of five port priority based router with port selection logic for noc”. ICTACT Journal On Microelectronics, Volume: 02, Issue: 04

Gaurav Verma ,Harsh Agarwal, Shreya Singh,ShaheemNighatKhanam,Prateekkumar Gupta and Vishal Jain,(2016), “Design and implementation of router for NOC on FPGA”, International Journal of Future Generation communication and networking Vol.9.No.12(2016),pp.263-272

Li, X., Duraisamy, K., Baylon, J., Majumder, T., Wei, G., Bogdan, P.,Pande, P. (2017), “A Reconfigurable Wireless NoC for Large Scale Microbiome Community Analysis”. IEEE Transactions on Computers, 66(10), 1653–1666.

Sinduri.M N.Nagaraja Kumar,(2013),“Design and Implementation of Reconfigurable Router Architecture for Dynamic NoC’s”. IJESC Issue No: 10 Volume No: 1 ISSN: 2250 -1371 Paper IJESC116 .



  • There are currently no refbacks.

Copyright (c) 2020 David Neels Ponkumar Devadhas

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.