Author Details

B, Poornima, Research Scholar, Department of Electrical and Electronics Engineering, Anna University, Chennai, India

  • Vol 49, No 3 (2019) - Electronics
    Memory Efficient High Speed Systolic Array Architecture Design with Multiplexed Distributive Arithmetic for 2D DTCWT Computation on FPGA
    Abstract  PDF