A, Sumathi, Adhiyamaan College of Engineering, India
-
Vol 49, No 3 (2019) - Electronics
Memory Efficient High Speed Systolic Array Architecture Design with Multiplexed Distributive Arithmetic for 2D DTCWT Computation on FPGA
Abstract PDF
ISSN: 2232-6979