Energy Efficient and Low dynamic power Consumption TCAM on FPGA



Artificial Intelligence [AI] and networking applications extensively incorporate Field Programmable Gate Arrays [FPGA] - based Ternary Content Addressable Memories [TCAM]. Since FPGAs cannot support TCAMs, they must be emulated with SRAM-based memories, requiring FPGA resources. Compared to state-of-the-art designs, the proposed FPGA-based TCAM implementation will save significant resources. This methodology makes use of the Lookup Table RAMS (LUTRAMs), slice carry-chains, and flip-flops (FF) allowing simultaneous mapping of rules and deeper pipelining respectively. The TCAM implementation results in lower power consumption, lesser delays, and lower resource utilization. It outperformed conventional FPGA-based TCAMs in terms of energy efficiency (EE) and performance per area (PA) by at least 3.34 and 8.4 times respectively, and 56% better than existing FPGA designs. The proposed method outperforms all previous approaches due to its low dynamic power consumption when considering the huge size of TCAM emulation on SRAM-based FPGAs.


TCAM - Software Defined Networking - Artificial intelligence – Networking - Quality of Service (QoS).

Full Text:



Zilberman, N. Audzevich, Y. Covington, G.A. Moore, A.W. “NetFPGA SUME: Toward 100 Gbps as Research Commodity”. IEEE Micro 2014, vol. 34, 32–41.

Xilinx. “SDNet Packet Processor User Guide UG1012 (v2018.1)”, Xilinx: San Jose, CA, USA, 2018.

Reviriego, P. Pontarelli, S. Levy, G. “CuCoTrack: Cuckoo filter based connection tracking”. Inf. Process. Lett. 2019, vol.147, 55–60.

Sundstron, M. Larzon, L. Åke “High-performance longest prefix matching supporting high-speed incremental updates and guaranteed compression”. In Proceedings of the 24th Annual Joint Conference of the IEEE Computer and Communications Societies, Miami, FL, USA, 13–17 March 2005 Vol.3, pp. 1641–1652.

Yu, F. Katz, R. Lakshman, T. “Efficient Multimatch Packet Classification and Lookup with TCAM”. IEEE Micro 2005, vol.25, 50–59.

Pagiamtzis, K. Sheikholeslami, A. “Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey.” IEEE J. Solid-state Circuits 2006, vol.41, 712–727.

Bosshart, P. Gibb, G. Kim, S.H. Varghese, G. McKeown, N. Izzard, M. Mujica, F. Horowitz, M. “Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN”. In Proceedings of the Conference of the ACM Special Interest Group on Data Communication (SIGCOMM ’13), Hong Kong, China, 12–16 August 2013.

A. Ullah, A. Zahir, N. A. Khan, W. Ahmad, A. Ramos, and P. Reviriego, “BPR-TCAM—Block and partial reconfiguration based TCAM on Xilinx FPGAs,” Electronics, vol. 9, no. 2, p. 353, 2020.

M. Irfan and Z. Ullah, “G-AETCAM: Gate-based area-efficient ternary content-addressable memory on FPGA,” IEEE Access, vol. 5, pp. 20785–20790, 2017.

Z. Ullah, “LH-CAM: Logic-based higher performance binary CAM architecture on FPGA,” IEEE Embedded Syst. Lett., vol. 9, no. 2, pp. 29–32, Jun. 2017.

M. Irfan and A. Ahmad, “Impact of initialization on gate-based area efficient ternary content-addressable memory,” in Proc. Int. Conf. Comput., Electron. Commun. Eng. (iCCECE), Southend, U.K., Aug. 2018, pp. 328–332

H. Mahmood, Z. Ullah, O. Mujahid, I. Ullah, and A. Hafeez, “Beyond the limits of typical strategies: Resources efficient FPGAbased TCAM,” IEEE Embedded Syst. Lett., vol. 11, no. 3, pp. 89–92, Sep. 2019.

M. Somasundaram, “Circuits to generate a sequential index for an input number in a pre-defined list of numbers,” U.S. Patent 7 155 563 B1, Dec. 26, 2006.

Z. Ullah, K. Ilgon, and S. Baeg, “Hybrid partitioned SRAM-based ternary content addressable memory,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 12, pp. 2969–2979, Dec. 2012.

Z. Ullah, M. K. Jaiswal, and R. C. C. Cheung, “Z-TCAM: An SRAMbased architecture for TCAM,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 2, pp. 402–406, Feb. 2015.

Z. Ullah, M. K. Jaiswal, and R. C. C. Cheung, “E-TCAM: An efficient SRAM-based architecture for TCAM,” Circuits, Syst., Signal Process., vol. 33, no. 10, pp. 3123–3144, Oct. 2014.

Z. Ullah, M. K. Jaiswal, R. C. C. Cheung, and H. K. H. So, “UE-TCAM: An ultra efficient SRAM-based TCAM,” in Proc. TENCON-IEEE Region 10 Conf., Macao, China, Nov. 2015, pp. 1–6.

A. Ahmed, K. Park, and S. Baeg, “Resource-efficient SRAM based ternary content addressable memory,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 25, no. 4, pp. 1583–1587, Apr. 2017.

I. Ullah, Z. Ullah, and J.-A. Lee, “Efficient TCAM design based on multipumping-enabled multiported SRAM on FPGA,” IEEE Access, vol. 6, pp. 19940–19947, 2018.

F. Syed, Z. Ullah, and M. K. Jaiswal, “Fast content updating algorithm for an SRAM-based TCAM on FPGA,” IEEE Embedded Syst. Lett., vol. 10, no. 3, pp. 73–76, Sep. 2018.

I. Ullah, Z. Ullah, and J.-A. Lee, “EE-TCAM: An energy-efficient SRAM-based TCAM on FPGA,” Electronics, vol. 7, no. 9, p. 186, Sep. 2018, doi: 10.3390/electronics7090186

W. Jiang, “Scalable ternary content addressable memory implementation using FPGAs,” in Proc. Architectures Netw. Commun. Syst., Oct. 2013, pp. 71–82.

Reviriego, P. Ullah, A. Pontarelli, S. “PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration”. IEEE Trans. Very Large Scale Integr. Syst. 2019, 27, 1952–1956.

Ullah, I. Ullah, Z. Afzaal, U. Lee, J.-A. “DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates”. IEEE Trans. Very Large Scale Integr. Syst. 2019,vol. 27, 1–10.

P. Maidee, “Multiplexer-based ternary content addressable memory,” U.S. Patent 9 653 165, May 16, 2017.

Irfan, Z. Ullah, and R. C. C. Cheung, “D-TCAM: A high performance distributed RAM based TCAM architecture on FPGAs,” IEEE Access, vol. 7, pp. 96060–96069, 2019.

Ali Zahir, Shadan Khan Khattak, Anees Ullah , Pedro Reviriego , Fahad Bin Muslim, and Waleed Ahmad “FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 28, no. 12, pp. 2726-2730, DEC. 2020

Muhammad Irfan, Hasan Erdem Yantır, Zahid Ullah, and Ray C. C. Cheung, “Comp-TCAM: An adaptable composite Ternary content-addressable Memory on FPGAs,” IEEE Embedded Systems Letters, Nov. 2021.

Irfan, Z. Ullah, M. H. Chowdhury, and R. C. C. Cheung, “RPETCAM: Reconfigurable power-efficient ternary content-addressable memory on FPGAs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 28, no. 8, pp. 1925–1929, Aug. 2020.

K. Locke, Parameterizable Content-Addressable Memory, Xilinx, San Jose, CA, USA, 2011.



  • There are currently no refbacks.

Copyright (c) 2022 SRIDHAR RAJ, Shantha Selvakumari RAMAPACKIAM

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.