Design of a Low Power and High-Efficiency Charge Pump Circuit for RFID Transponder EEPROM

Labonnah Farzana Rahman, Lubna Alam, Mohammad Marufuzzaman


Charge pump (CP) circuit is an essential part of a radio frequency identification electrically-erasable-programmable-read-only memory (RFID-EEPROM). A CP circuit generates boosted output voltage than the power supply voltage. However, the performance of the diode configured CP circuits is strongly affected by the extra power dissipation and the parasitic capacitance. The parasitic capacitors of the CP circuit are also responsible for consuming more power. In this research, an improved CP circuit is designed for achieving higher output voltage gain by reducing the parasitic capacitances. Moreover, the proposed circuit is consumed lower power, which made it more suitable for low power applications like RFID transponder. The proposed CP circuit is using the internal boosted voltage for backward control where active controls are applied to the charge transfer switch (CTS) to eradicate the reverse charge sharing trends. Simulated results showed that by using 1 pF pumping capacitor to drive the capacitive output load, the proposed circuit generates 9.56 V under 1.2 V power supply. In comparison with other research, works this CP circuit is consumed much lower power only 15.26 µW, which is lower than previous research works. Moreover, the proposed CTS CP circuit can produce a higher efficiency of 79.3%, which is found higher compared to other research works. Thus, the proposed design will be an essential module for low power applications like RFID transponder EEPROM.


charge pump; charge transfer switch; non-volatile memory; transponder; RFID

Full Text:



Rahman, L. F., Marufuzzaman, M., Alam, L., Sidek, L. M., & Reaz, M. B. I. "A low power and low ripple CMOS high voltage generator for RFID transponder EEPROM", Plos one, vol. 15, no. 2, pp. e0225408, 2020.

Javidan, J., Atarodi, S. M. & Luong, H. C. "Circuit and system design for an 860–960 MHz RFID reader front-ends with Tx leakage suppression in 0.18µm CMOS technology", International Journal of Circuit Theory and Applications, vol. 40, no. 9, pp. 957-974, 2012.

Rahman, L. F., Reaz, M. B. I., & Marufuzzaman, M. "Design of Low Power and Low Phase Noise Current Starved Oscillator for RFID Tag EEPROM", Informacije MIDEM, vol. 49, no. 1, pp. 19-24, 2019.

Kuo, K.C. & Chang, K.M. "Embedded Flash Memory: Nonvolatile Memory Technologies with Emphasis on Flash", John Wiley & Sons, Inc, 2007.

Ohsaki, K., Asamoto, N. & Takagaki, S. "A single poly EEPROM cell structure for use in standard CMOS processes", IEEE Journal of Solid-State Circuits, vol. 29, no. 3, pp. 311-316, 1994.

Zhao, D., Yan, N., Xu, W., Yang, L.; Wang, J.& Min, H. "A Low-power, Single-poly, Non-volatile Memory for Passive RFID Tags", Chinese Journal of Semiconductors, vol. 29, no. 1, pp. 99-104, 2008.

Wang, B., Nguyen, H., Ma, Y. & Paulsen, R. "Highly Reliable 90-nm Logic Multi-time Programmable NVM Cells Using Novel Work-Function-Engineered Tunneling Devices", IEEE Trans. on Electron Devices, vol. 54, no.9, pp.2526-2530, 2007.

Raszka, J., Advani, M., Tiwari, V., Varisco, L., Hacobian, N.D., Mittal, A., Han, M., Shirdel, A.& Shubat, A. "Embedded flash memory for security applications in a 0.13 μm CMOS logic process", Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC 2004), Pennsylvania, USA, 2004, pp. 46-512.

Mohammad, M.G., Ahmad, M.J. & Al-Bakheet, M.B. "Switched positive/negative charge pump design using standard CMOS transistors", IET Circuits Devices System, vol.4, no.1, pp.57–66, 2010.

Rahman, L. F., Ariffin, N. B., Reaz, M. B. I., & Marufuzzaman, M. "High-Performance CMOS Charge Pumps for Phase-locked Loop", Transactions on Electrical and Electronic Materials, vol. 16, no. 5, pp. 241-249, 2015.

Tanzawa, T.; Takano, Y.; Watanabe, K. & Atsumi, S. "High-voltage transistor scaling circuit techniques for high-density neither negative-gate-channel-erasing NOR flash memories", IEEE Journal of Solid-State Circuits, vol. 37, no. 10, pp. 1318-1325, 2002.

Tanzawa, T., Tanaka, T., Takeuchi, K. & Nakamura, H. "Circuit techniques for a 1.8-V-only NAND flash memory", IEEE Journal of Solid-State Circuits, vol. 37, no. 1, pp. 84-89, 2002.

Kawahara, T., Kobayashi, T., Jyouno, Y., Saeki, S., Miyamoto, N., Adachi, T., Kato, M., Sato, A., Yugami, J., Kume, H. & Kimura, K. "Bit-line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories", IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1590-1600, 1996.

Dickson, J.F. "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique", IEEE Journal of Solid-State Circuits, vol. 11, no. 3, pp. 374-378, 1976.

Yan, N.& Min, H. "A high efficiency all PMOS charge pump for low-voltage operations", Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC 2005), Hangzhou, China, 2005, pp.361-364.

Dong-Sheng, L., Xue-Cheng, Z., Fan, Z. & Min, D. "Embedded EEPROM Memory Achieving Lower Power - New design of EEPROM memory for RFID tag IC", IEEE Circuits and Devices Magazine, vol. 22, no. 6, pp. 53-59, 2006.

Wang, X., Wu, D., Qiao, F.; Zhu, P., Li, K., Pan, L.& Zhou, R. "A High-Efficiency CMOS Charge Pump for Low Voltage Operation", Proceedings of the IEEE 8th International Conference on ASIC (ASICON '09), Changsha, Huan Chen, China, 2009, pp.320-323.

Wu, J.-T., Chang, Y.-H. & Chang, K. L. "1.2 V CMOS switched-capacitor circuits", IEEE 42nd International Conference on Solid-State Circuits, , 1996, pp. 388-389.

Wei, K. C., Amin, M. S.& REAZ, B. I. "Low voltage charge pump circuit using 0.18 µm CMOS technology", Rev. Roum. Sci. Techn. – Électrotechn. et Énerg., vol. 58, no. 1, pp. 83–92, 2013.

Peng, F., Yunlong, L. & Nanjian, W. "A high-efficiency charge pump circuit for low power applications", Journal of Semiconductors, vol. 31, no. 1, pp. 015009, 2010.

Yan, L., Shilin, Z. & Yiqiang, Z. "High voltage generator circuit with low power and high efficiency applied in EEPROM". Journal of Semiconductors, vol. 33, no. 6, pp. 065006, 2012.

Jeong, H.-I., Park, J.-W., Choi, H.-Y. & Kim, N.-S. "High-Performance Charge Pump Converter with Integrated CMOS Feedback Circuit". Transactions on Electrical and Electronic Materials, vol. 15, no. 3, pp. 139-143, 2014.

Maghami, M. H., Sodagar, A. M., Sawan, M., "Versatile stimulation, back-end with programmable exponential current pulse shapes for a retinal visual prosthesis", IEEE Transaction on Neural Systems and Rehabilation Engineering, vol. 24, no. 11, pp. 1243-1253, 2016.



  • There are currently no refbacks.

Copyright (c) 2015 Labonnah Farzana Rahman, Lubna Alam, Mohammad Marufuzzaman

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.