Zajc, Matej, Faculty of Electrical Engineering, University of Ljubljana, Slovenia

• Vol 47, No 4 (2017) - Electronics
  Modelling Overvoltage Protection Components: Verilog Simulations of Combined MOV and GDT Arresters
  Abstract  PDF