Design of an optimized twin mode Reconfigurable Adaptive FIR Filter Architecture for Speech Signal Processing

Padmapriya S

Abstract


Reconfigurability, low complexity and low power are the key requirements of FIR filters employed in multi-standard wireless communication systems. Digital Filters are used to filter the audio data stream and increase the reliability of speech signal. Therefore, it is imperative to design an area optimized and low power based reconfigurable FIR filter architectures.

The reconfigurable architecture designed in this research is capable of achieving lower adaptation-delay and area-delay-power efficient implementation of a Delayed Least Mean Square (DLMS) adaptive filter with reversible logic gates. The Optimized Adaptive Reconfigurable Adaptive Reconfigurable (OAR) FIR filter architectures are proposed. The optimized architectures are implemented across the combinational blocks by reducing the pipeline delays, sampling period, energy consumption and area, to increase the Power-Delay Product (PDP) and Energy Per Sample (EPS).The noisy speech signals are used for verifying the efficiency of the proposed architectures. The efficiency of the architecture is verified by implementing the proposed scheme in signal corrupted by various real-time noises at different Signal to Noise Ratios (SNRs).


Keywords


Adaptive Filter; Least Mean Square Algorithm; Reconfigurable Filtering; Speech Signal Processing

Full Text:

PDF

References


Proakis, J.G., Manolakis, D.K.: Digital Signal Processing: Principles, Algorithms, and Applications. Macmillan Publishing Company (2007).

Ranran Liu., Hong xiang Xu., Enxing Zheng., Yi feng Jiang.:Adaptive filtering for intelligent sensing speech based on multi-rate LMS algorithm, Cluster Computing, Springer, pp.1-11(2017).

Ting, L.K., Woods, R., Cowan, C.F.N.: Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 86-99 (2005).

Van, L.D., Feng, W.S.: An efficient systolic architecture for the DLMS adaptive filter and its applications, IEEE Transactions on Circuits and Systems II, Analog and Digital Signal Processing, vol. 48, no. 4, pp. 359-366(2001).

Meher, P.K., Maheshwari, M.: A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm, in Proceedings of IEEE International Symposium on Circuits and Systems, pp. 121-124(2011).

Park, S.Y., Meher, P.K.: Low-Power, High-Throughput, and Low-Area Adaptive FIR Filter Based on Distributed Arithmetic, IEEE Transactions on Circuits and Systems-II: Express Briefs, vol.60, no.6, pp. 346-350 (2013).

Meher, P.K., Park, S.Y.: Low adaptation-delay LMS adaptive filter part-II: An optimized architecture, in Proceedings of 54th IEEE International Midwest Symposium Circuits and Systems, pp. 1-4 (2011).

Meher, P.K., Park, S.Y.: Critical-Path Analysis and Low-Complexity Implementation of the LMS Adaptive Algorithm, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.63, no.3, pp. 778-788 (2013).

Meher, P.K., Park, S.Y.: Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 2, pp.362-371 (2014).

Clark, G.A., Mitra, S.K.,Parker, S.:Block implementation of adaptive digital filters, IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 29, no.3, pp. 744-752 (1981).

Baghel, S., Shaik, R.: FPGA implementation of Fast Block LMS adaptive filter using Distributed Arithmetic for high-throughput, in Proceedings of International Conference on Communications and Signal Processing, pp. 443-447 (2011).

Baghel, S., Shaik, R.:Low power and less complex implementation of fast block LMS adaptive filter using distributed arithmetic, in Proceedings of IEEE Students Technology Symposium, pp. 214-219 (2011).

Jayashri, R., Chitra, H., Kusuma, S., Pavitra, A.V.,Chandrakanth, V.:Memory based architecture to implement simplified block LMS algorithm on FPGA, in Proceedings of International Conference on Communications and Signal Processing , pp. 179-183 (2011).

Mohanty, B.K., Meher.P.K.: A High-Performance Energy-Efficient Architecture for FIR Adaptive Filter Based on New Distributed Arithmetic Formulation of Block LMS Algorithm, IEEE Transactions on Signal Processing, Vol. 61, No. 4, pp. 921-932 (2013).

Mohanty, B.K., Meher, P.K.: A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no.2, pp. 444-452 (2015).

Mohanty, B.K., Meher, P.K.,Patel, S.K.: LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.24 , Issue: 5, pp. 1926-1935 (2016).

Khan, M.T.,Shaik,R.A.:Optimal Complexity Architectures for Pipelined Distributed Arithmetic-Based LMS Adaptive Filter, IEEE Transactions on Circuits and Systems I: Regular Papers, Volume: 66 , Issue: 2, pp. 630-642 (2019).

Widrow, B., Stearns, S.D.:Adaptive Signal Processing. Englewood Cliffs, NJ, USA: Prentice-Hall (1985).

Haykin, S, Widrow, B.:Least-Mean-Square Adaptive Filters, Hoboken, NJ: Wiley-Interscience (2003).

Meyer, M.D., Agrawal, D.P.: A modular pipelined implementation of a delayed LMS transversal adaptive filter, in Proc. IEEE International Symposium on Circuits and Systems, vol.3, pp.1943-1946 (1990).

Long, G.H., Ling, F., Proakis, J.G.:The LMS algorithm with delayed coefficient adaptation’, IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 37, no.9, pp. 1397-1405(1989).

Ramanathan, S., Visvanathan, V.: A systolic architecture for LMS adaptive filtering with minimal adaptation delay, in Proc. International Conference on Very Large Scale Integration (VLSI) Design, pp. 286-289(1996).

Van, L.D., Feng, W.S.: An efficient systolic architecture for the DLMS adaptive filter and its applications’, IEEE Transactions on Circuits and Systems II, Analog and Digital Signal Processing, vol. 48, no. 4, pp. 359-366(2001).

Yi, Y., Woods, R., Ting, L.K., Cowan, C.F.N.: High Speed FPGA-Based Implementations of Delayed-LMS Filters’, Journal of Very Large Scale Integration (VLSI) Signal Processing, Springer, vol. 39, no. 1, pp. 113-131(2005).

Cohen, R.H., Herzberg, H., Beery, Y.: Delayed adaptive LMS filtering: current results’, in Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing, Albuquerque, NM, vol.3, pp. 1273-1276(1990).

Parhi, K.K.:VLSI Digital Signal Processing Systems – Design and Implementation’, Wiley(1999).

Ram Kumar., Kittur, H.M.: Low-Power and Area-Efficient Carry Select Adder, IEEE Transactions on Very Large Scale Integration (VLSI) systems, vol.20, no.2, pp.371-375(2011).

Garcia, A.L.:Probability, Statics and Random Processes for Electrical Engineering’, Upper Saddle River, NJ: Pearson Education(2009).

Proakis, J.G.:Digital Communications, 3rd ed. New York: McGraw- Hill(1995).

Speech Processing Lab, UT Dallas. Available from: . (2008).

SpEAR Noisy Speech Database Beta Release v1.0. CSLU, Oregon Graduate Institute of Science and Technology. Available from: (2009).

Becchetti, C., Ricotta, L.P.: Speech Recognition Theory and C++ Implementation’, By John Wiley &Sons (1999).

International Telecommunication Union. Available from: .(2015).




DOI: https://doi.org/10.33180/InfMIDEM2019.406

Refbacks

  • There are currently no refbacks.


Copyright (c) 2020 Padmapriya S

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.