Proficient Static RAM design using Sleepy Keeper Leakage Control Transistor & PT-Decoder for handheld application

Manjith Ramaswamy


   Due to their large storage capacity and small access time static random access memory (SRAM) has become a vital part in numerous VLSI chips. Low power adequate memory configuration is a standout among the most challenging issues in SRAM design. As the technology node scaling down, leakage power utilization has turned into a noteworthy issue. In this paper a novel power gating technique, namely sleepy keeper leakage control transistor technique (SK-LCT) is proposed for a handheld gadget application. The SRAM architecture has two primary components, specifically SRAM cell and sense amplifier.  The proposed SK-LCT technique is applied in both SRAM cell and sense amplifier for a new low power high speed SRAM architecture design. The outline of SRAM architecture utilizing pass transistor decoder (PT-Decoder) gives better outcomes in term of power. Simulation is done using Tanner EDA tool in 180nm technology and the results demonstrate a noteworthy change in leakage power utilization and speed.


SRAM, SK-LCT Technique, sense amplifier, Tanner EDA, Leakage Power

Full Text:



Andrea Calimera, Alberto Macii, Enrico Macii & Massimo Poncino (2012), “Design Techniques and Architectures for Low-Leakage SRAMs”, IEEE Transactions on Circuits and Systems, Vol. 59, No. 9 , Sep 2012, pp.1992-2007

Yeap G. K. et al (1998), “Practical Low Power Digital VLSI Design’, Kluwer Academic Publishers”, Norwell, MA, ISBN: 0792380096, pp-233.

F. Catthoor, S. Wuytack, E.DeGreef (1998), “Custom Memory Management Methodology Exploration of Memory Organization for Embedded Multimedia System Design”, Kluer Acadamic Publishers, Boston.

J. M. Rabaey, A.P. Chandrakasan (2003), “Digital Integrated Circuits: A Design Perspective”, Upper Saddle River, NJ, USA: Prentice-Hall.

A. Anand Kumar, “Fundamentals of Digital Circuits” Second Edition, Prentice Hall of India, pp. 337-340, 2006.

Hina Malviya and Sudha Nayar (2013), “A new Approach for Leakage Power Reduction Techniques in Deep Submicron Technologies in CMOS circuit for VLSI Application”, IEEE Int. Solid State Circuits Conf. (ISSCC) Dig. Tech, Vol.3 Mar 2013, pp. 11–16.

Anu Tonk and Shilpa Goyal (2015), “A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design”, International Journal of Advanced Research in Computer and Communication Engineering, Vol.3, Issue.2, pp.554-558.

J. Park (2014), “Sleepy Stack: a New Approach to Low Power VLSI and Memory”, Ph.D. Dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, May 2014.

Narender Hanchate (2011), “LECTOR: A Technique for Leakage Reduction in CMOS Circuits”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.12, No. 2, Feb 2011, pp.198-205

M. Geetha Priya, Dr. K. Baskaran and D. Krishnaveni (2012), “Leakage Power Reduction Technique in Deep Submicron Technologies for VLSI Applications”, Elsevier-Sciverse Science Direct, Procedia Engineering, Vol. 30, Dec 2012, pp.1163-1170

Taehui Na, Seung-Han Woo, Jisu Kimg, Hanwool Jeon, and Seong-Ook Jung(2013), “Comparative Study of Various Latch-Type Sense Amplifiers”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 6, Sep 2013, pp.1-5



  • There are currently no refbacks.

Copyright (c) 2019 Informacije MIDEM