Implementation of a Digital TRNG Using Jitter Based Multiple Entropy Source on FPGA

Ali Murat GARİPCAN, Ebubekir ERDEM


In this study, hardware implementation and evaluation of a true random number generator (TRNG) were presented. For the implementation, Field Programmable Gate Array (FPGA) hardware in which numerical processes based on an algorithmic basis are carried out, was used. In the system, free oscillation ring oscillators with similar structures were used as a noise source, and true randomness was obtained by sampling the jitter signals formed on the oscillators. However, the most critical cryptographic disadvantage of jitter-based TRNGs is the statistical inadequacy of the system. At this point, in contrast to existing designs, entropy sources derived from the subsets of ring oscillators were used in the sampling and post-processing stage. The statistical quality of the system was improved by using true random numbers/inputs obtained from these entropy sources in the sampling and post-processing stage. With sampling and post-processing inputs, the use of complex post-processing techniques that limit the output bit rate of the generator in the system was not required. Thus, a high-performance TRNG model, of which resource consumption is reduced in terms of hardware and which is simple and easily adaptable in terms of applicability was obtained. The statistical validation of the TRNG, which was tested in a total of 6 different scenarios for two separate ring oscillator architectures and three different operating frequencies, was performed with the NIST 800-22 test package.


Jitter; oscillator rings; FPGA; true random number generator(trng);cryptography.

Full Text:



Ozkaynak F., “Cryptographically secure random number generator with chaotic additional input”, Nonlinear Dynamics, 78(3), 2015–2020, 2014.

Fischer, V., “A closer look at security in random number generators design”, In International Workshop on Constructive Side-Channel Analysis and Secure Design (pp. 167-182), Springer, Berlin, Heidelberg, 2012.

Yang, B., “True Random Number Generators for FPGAs”, Ph.D. dissertation, Dept. Elect. Eng., Arenberg Doctoral School, Leuven-Belgium, 2018.

Fischer, V., & Drutarovský, M., “True random number generator embedded in reconfigurable hardware”, In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 415-430), Springer, Berlin, Heidelberg, 2012.

J.D. Golic´, “New methods for digital generation and postprocess- ing of random data”, IEEE Trans. Comput., vol.55, no.10, pp.1217– 1229, 2006.

Vasyltsov, E. Hambardzumyan, Y.-S. Kim, and B. Karpinskyy, “Fast digital TRNG based on metastable ring oscillator,” in Proceedings of the 10th International Workshop on Cryptographic Hardware and Embedded Systems (CHES ’08), pp. 164–180, Springer, Washington, DC, USA, 2008.

M. Varchola and M. Drutarovsky, “New high entropy element for FPGA based true random number generators,” in Proceedings of the 12th International Workshop on Cryptographic Hardware and Embedded Systems (CHES ’10), pp. 351–365, Springer, Santa Barbara, Calif, USA, August 2010.

Avaroğlu, E., Tuncer, T., Özer, A. B., Ergen, B., & Türk, M., “A novel chaos-based post-processing for TRNG”, Nonlinear Dynamics, 81(1-2), 189-199, 2015.

Garipcan, A.M., Erdem, E., " Hardware design and analysis of ring oscillator based noise source for true random number generators," presented at the International Artificial Intelligence and Data Processing Symposium (IDAP'18), 2018.

Buchovecká, S., Lórencz, R., Kodýtek, F., & Buček, J., “True random number generator based on ring oscillator PUF circuit”, Microprocessors and Microsystems, 53, 33-41, 2017.

Bochard, N., Bernard, F., Fischer, V., & Valtchanov, B., “True-randomness and pseudo-randomness in ring oscillator-based true random number generators”, International Journal of Reconfigurable Computing, 2010.

Fischer, V., Drutarovský, M., Šimka, M., Celle, F., & Komenského, P., “Simple pll-based true random number generator for embedded digital systems”, In Proceedings of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop–DDECS (pp. 129-136), 2004.

B. Sunar, W.J. Martin, and D.R. Stinson, “A provably secure true random number generator with built-in tolerance to active attacks,” IEEE Trans. Comput., vol.56, no.1, pp.109–119, 2007.

K. Wold, C.H. Tan, “Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Ring”, International Conference on Reconfigurable Computing and FPGAs, pp.385-390, 2008.

Schellekens, D., Preneel, B., Verbauwhede, I., “FPGA vendor agnostic true random number generato”, In: Proc. 16th Int. Conf. Field Programmable Logic and Applications – FPL, 2006.

P. Kohlbrenner and K. Gaj, “An embedded true random number generator for FPGAs”, Proc. ACM/SIGDA 12th Intl. Symp. Field Pro- grammable Gate Arrays (FPGA 2004), pp.71–78, ACM, 2004.

J.D. Golic´, “New methods for digital generation and postprocess- ing of random data,” IEEE Trans. Comput., vol.55, no.10, pp.1217– 1229, 2006.

M. Dichtl and J.D. Golic´, “High-speed true random number gen- eration with logic gates only,” Proc. Cryptographic Hardware and Embedded Systems - CHES 2007, LNCS 4727, pp.45–62, Springer, 2007.

Tuncer, T., “Implementation of duplicate trng on fpga by using two different randomness source”, Elektronika ir Elektrotechnika 21(4), 35–39, 2015.

Tuncer, S. A., “Real-time random number generation with RO-based double PUF”, Informacije MIDEM, 48(2), 121-128, 2018.

Tuncer, T., “The implementation of chaos-based PUF designs in field programmable gate array”, Nonlinear Dynamics, 86(2), 975-986, 2016.

Hata, H., & Ichikawa, S., “FPGA implementation of metastability-based true random number generator”, IEICE TRANSACTIONS on Information and Systems, 95(2), 426-436, 2012.

Li, C., Wang, Q., Jiang, J., & Guan, N., “A metastability-based true random number generator on FPGA”, In ASIC (ASICON), 2017 IEEE 12th International Conference on(pp. 738-741). IEEE, 2017.



Copyright (c) 2015 Ali Murat GARİPCAN, Ebubekir ERDEM

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.